# Spintronics devices for nonvolatile VLSI

Hideo Ohno<sup>1-5</sup>

<sup>1</sup> Laboratory for Nanoelectronics and Spintronics, RIEC, Tohoku University, Sendai 980-8577 Japan
<sup>2</sup> Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577 Japan
<sup>3</sup> Center for Innovative Integrated Electronic Systems, Tohoku University, Sendai 980-0845 Japan
<sup>4</sup> Center for Spintronics Research Network, Tohoku University, Sendai, 980-8577 Japan
<sup>5</sup> WPI-Advanced Institute for Materials Research, Tohoku University, Sendai 980-8577 Japan

Here I review two- and three-terminal nano-spintronics nonvolatile devices for VLSI integration. VLSIs can be made high performance and yet standby-power free by using nonvolatile spintronics devices <sup>1</sup>). The most commonly employed device is magnetic tunnel junction (MTJ), a two-terminal spintronic device that can scale beyond 20 nm with perpendicular CoFeB-MgO <sup>2,3)</sup>. I will describe the development of such devices and its performance together with associated materials and physics issues. While two-terminal configuration is suitable for high density applications, three-terminal configuration allows high speed and relaxed VLSI design constraints compared to the two-terminal counterpart. Of particular interest are three-terminal devices that utilize spin-orbit torque (SOT) switching, which does not require an antiferromagnetically aligned pair of magnetic electrodes as in current-induced domain wall motion devices <sup>4)</sup>. On this front, I will discuss high speed operation of an SOT switching device with a target ferromagnetic pillar having an out-of-plane easy axis <sup>5)</sup> or an in-plane magnetic easy axis collinear with the current flow direction in the underneath heavy-metal <sup>6</sup>). The magnetization switching is achieved with 500-ps pulses, which is not readily available in two-terminal devices utilizing spin-transfer torque (STT) switching, because STT requires switching current inversely proportional to the switching speed in this speed range. I then report the use of an antiferromagnetic material as a source of spin flow as well as the exchange field. Before, structures for fast SOT switching required a small constant external magnetic field to induce switching, which was an obstacle for application. It has been shown in a (Co/Ni)-multilayer/PtMn structure that one can switch magnetization in the absence of external magnetic field using PtMn as a source of spin<sup>7</sup>), removing this obstacle. I summarize my talk by comparing two- and three-terminal device performance.

This work has been carried out with S. Fukami, H. Sato, F. Matsukura, S. Ikeda, and the CSIS team, and has been supported by the ImPACT Program of CSTI (PM Dr. Masashi Sahashi) and in part by the R&D Project for ICT Key Technology of MEXT.

- 1) H. Ohno, International Electron Device Meeting (IEDM) (invited) 9.4.1 (2010).
- 2) S. Ikeda, et al. Nature Materials, 9, 721 (2010).
- 3) H. Sato, et al. IEDM 2013 and Appl. Phys. Lett. 105, 062403 (2014).
- 4) S. Fukami, et al. IEDM 2013; Nature Comm. 4:2293 doi: 10.1038/ncomms3293 (2013); IEEE Trans. Magn. 50,
- 34106 (2014); Phys. Rev. B 91, 235401 (2015).
- 5) C. Zhang, et al., Appl. Phys. Lett., **107**, 012401 (2015).
- 6) S. Fukami, et al. Nature Nanotechnology, doi:10.1038/nnano2016.29 (2016).
- 7) S. Fukami, et al. Nature Materials, 15, 535 (2016).

# Low Power NV-Working Memory and NV-Logic with Spintronics/CMOS Hybrid ULSI Technology

T. Endoh<sup>1,2,3,4</sup>, H. Koike<sup>1</sup>, Y. Ma<sup>1</sup>, T. Hanyu<sup>1,3,4</sup>, S. Ikeda<sup>1,3,4</sup>, and H. Ohno<sup>1,3,4,5,6</sup>

<sup>1</sup>Center for Innovative Integrated Electronic Systems, Tohoku University, Sendai 980-0845 Japan
<sup>2</sup>Graduate School of Engineering, Tohoku University, Sendai, 980-8579 Japan
<sup>3</sup>Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577 Japan
<sup>4</sup>Center for Spintronics Research Network, Tohoku University, Sendai, 980-8577 Japan
<sup>5</sup>Laboratory for Nanoelectronics and Spintronics, RIEC, Tohoku University, Sendai 980-8577 Japan
<sup>6</sup>WPI-Advanced Institute for Materials Research, Tohoku University, Sendai 980-8577 Japan

In information and communication technology (ICT) equipment indispensable for modern society, semiconductor memories occupy the main position of silicon storage, working memories, and logic blocks. Semiconductor memories in ICT equipment normally constitute a pyramid-like structure from cache memory (SRAM), main memory (DRAM) to storage memory (NAND). In such current semiconductor memories, there are two key issues: (1) speed gap between different levels of the memory hierarchy and (2) rapid increase in the power consumption because of the increased density. In order for ICT technology to keep contributing for the world society under the situation, where the more energy-saving is strongly required, it is essential to develop and commercialize LSIs which achieve both reduction of power dissipation and enhancement of speed performance.

In this invited talk, it is reviewed material and STT-MRAM device technology including the basics of MTJ device. Especially, our recent development results of spintronics LSIs are reviewed. We discuss STT-MRAM including the fast differential type STT-MRAM and the high-density 1T1MTJ type STT-MRAM, and then move onto MTJ based Nonvolatile (NV-) Logic LSIs. From these results, it is shown that STT-MRAM will solve both issues of speed gap and power consumption simultaneously. Next, from the background mentioned above, the directionality of the revolution in the semiconductor memory hierarchy structure is discussed. The realization of this revolution with STT-MRAMs is introduced. It is shown that our developed 1Mbit STT-MRAM fabricated with 90 nm CMOS and 70nm MTJ process, achieves Read/Write performance of 1.5nsec / 2.1nsec which is sufficient for cache memory application. Next, we show ultra-high speed 1Mbit STT-MRAM with developed differential type STT-MRAM cell (twin 1T-1MTJ cell technology), which achieves the read latency of 500 psec. Finally, NV-logic as one of application technology of leading edge memory technology is shown. It is discussed that power of MPU and Associative Processor for Image Pattern Recognition is extremely suppressed with spintronics based NV-logic technique

This work was supported in part by CIES's Industrial Affiliation on STT -MRAM Program, R&D Project for ICT Technology of MEXT, ImPACT Program of CSTI, and ACCEL Program under JST.

#### <u>Reference</u>

- 1) T. Endoh, et al. 2011 IEDM, pp.75-78, 2011.
- 2) T. Endoh, et al. Symposia on VLSI Circuits, pp89-90, 2012, (Invited)
- 3) T. Endoh, 2013 VLSI Technology Short Course of 2013 Symposium on VLSI, June 2013 (Invited)
- 4) T. Endoh, CMOS Emerging Technologies Research, MINATEC, 2014 (Invited)
- 5) H. Koike, et al. Jpn. J. Appl. Phys. 54, 04DE08, March 2015.
- 6) T. Endoh, 2016 MRS Spring Meeting & Exhibit, EP11.1.08, 2016 (Invited)
- 7) Y. Ma, et al., Japanese Journal of Applied Physics(JJAP),55(4S), 2016
- 8) H. Koike, et al., 2016 International Memory workshop, May 2016
- 9) T. Endoh et al., IEEE Journal on Emerging and Selected Topics in Circuit and Systems (JESCAS), 2016

## Three-terminal spintronics devices with spin-orbit torque induced switching for ultra-low power and high-performance integrated circuits

S. Fukami<sup>1-4</sup>, C. Zhang<sup>1</sup>, S. DuttaGupta<sup>1</sup>, A. Kurenkov<sup>1</sup>, T. Anekawa<sup>1</sup>, A. Ohkawara<sup>1</sup>, and H. Ohno<sup>1-5</sup>

<sup>1</sup> Laboratory for Nanoelectronics and Spintronics, RIEC, Tohoku University, Sendai 980-8577 Japan
<sup>2</sup> Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577 Japan
<sup>3</sup> Center for Innovative Integrated Electronic Systems, Tohoku University, Sendai 980-0845 Japan
<sup>4</sup> Center for Spintronics Research Network, Tohoku University, Sendai, 980-8577 Japan
<sup>5</sup> WPI-Advanced Institute for Materials Research, Tohoku University, Sendai 980-8577 Japan

Spintronics memory devices with three-terminal configuration are suitable for high-speed and high-reliability applications compared with the devices with two-terminal configuration, owing to their separated current paths between the read and write operations <sup>1)</sup>. Spin-orbit torque (SOT)-induced magnetization switching <sup>2,3)</sup> is a promising scheme for the write operation of the three-terminal devices. Here we show our recent studies on the SOT-induced switching which open new possibilities of the devices and integrated circuit technologies.

The previous studies on the SOT switching build on either of two structures, both of which have the magnetic easy axis of the free layer directing orthogonal to the current: perpendicular to the plane <sup>2)</sup> or in-plane and orthogonal to the channel current <sup>3)</sup>. We have recently shown the third switching scheme with the easy axis collinear with the current <sup>4)</sup>. The current-induced switching originating from the SOT with Slonczewski-like symmetry has been observed in a three-terminal device with the new structure, where a Ta/CoFeB/MgO-based stack is used. Importantly, this scheme can serve as a useful tool to investigate the physics of SOT-induced switching <sup>4)</sup> as well as an attractive option for the application to the integrated circuits <sup>5)</sup>. In the presentation, we show that the new scheme allows us to unambiguously discuss the factors that determine the SOT switching current density and the difference in the dynamics between the SOT and conventional spin-transfer-torque induced magnetization switching. We also show reliable switching achieved by current pulses with the duration of 500 ps and amplitude of  $1.9 \times 10^{11}$  A/m<sup>2</sup>; this feature is highly promising for high-performance integrated circuits.

This work is partly supported by ImPACT Program of CSTI, R&D Project for ICT Key Technology of MEXT, and JSPS KAKENHI 15K13964 and 15J04691.

#### <u>Reference</u>

- 1) S. Fukami M. Yamanouchi, S. Ikeda, and H. Ohno, IEEE Trans. Magn., 50, 3401006 (2014).
- 2) I. M. Miron, K. Garello, G. Gaudin, P.-J. Zermatten, M. V. Costache, S. Auffret, S. Bandiera, B. Rodmacq, A. Schuhl, and P. Gambardella *et al.*, Nature **476**, 189 (2011).
- 3) L. Liu, C.-F. Pai, Y. Li, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, Science 336, 555 (2012).
- 4) S. Fukami, T. Anekawa, C. Zhang, and H. Ohno, Nature Nanotech., doi: 10.1038/nnano2016.29 (2016).
- 5) S. Fukami, T. Anekawa, A. Ohkawara, C. Zhang, and H. Ohno, 2016 Symp. on VLSI Tech., Dig. Tech. Pap., T6-5 (2016).

### Room temperature growth of ultrathin ordered Mn-Ga films

•K. Z. Suzuki, R. Ranjbar, A. Sugihara, T. Miyazaki, and S. Mizukami WPI Advanced Institute for Materials Research, Tohoku University, Sendai 980-8577, Japan

L1<sub>0</sub>-MnGa alloy films have a large perpendicular magnetic anisotropy and small damping constant<sup>1)</sup> and it is potentially attractive for Spin-transfer-torque magnetoresistive random access memory (STT-MRAM) applications. Growth of ultrathin Mn-Ga films, whose thickness is usually less than 3 nm, is required for STT-switching, whereas it has been difficult.<sup>2-5)</sup> Here we demonstrate the growth of ultrathin MnGa films with

thickness down to 1 nm by using paramagnetic CoGa buffer layer having CsCl-type crystal structure. All the samples were prepared by a ultrahigh vacuum (UHV) magnetron sputtering system.

The sample stacking structure is MgO(001) substrate/Cr (40)nm)/CoGa nm)/MnGa (30) $(t_{MnGa}=1-5)/Mg$  (0.4) /MgO (5). The Cr and CoGa buffer layers were deposited at room temperature and subsequently annealed at 700 and 500°C, respectively. The MnGa layer was deposited on the CoGa buffer layer at room temperature and not annealed. The out-of-plane polar Kerr loops for these films are shown in Fig. 1. The loops with squareness close to unity are observed even at  $t_{MnGa}$  = 1 nm.<sup>6</sup> Figure 2 shows a cross-sectional image of CoGa/MnGa/MgO layers measured by a high-angle annular dark-field scanning transmission electron microscopy (HAADF-STEM). The atomically flat interfaces and well-ordered crystalline structure of the MnGa layer was observed.<sup>7)</sup> These results indicate that the CoGa buffer layer is a promising candidate for growth of ultrathin film of Mn-based alloys. We will also discuss the spin-dependent transport properties.

This work was supported in part by NEDO, ImPACT program "Achieving ultimate Green IT Devices with long usage times without charging", and Asahi glass foundations.

#### **Reference**

- 1) S. Mizukami et al, Phys. Rev. Lett. 106, 117201 (2011).
- 2) F. Wu et al., IEEE Trans. Magn. 46, 1863 (2010).
- 3) A. Kohler et al., Appl. Phys. Lett. **103**, 162406(2013).
- 4) M. Li, X. Jiang, et al., Appl. Phys. Lett. 103, 032410 (2013).
- 5) Y. H. Zheng et al., J. Appl. Phys. 115, 043902 (2014).
- 6) K.Z. Suzuki et al., Jpn. J. Appl. Phys. (RC) 55, 010305 (2016).
- 7) K.Z. Suzuki et al. submitted, 2016.



Fig. 1 Out-of-plane hysteresis curves for the ultrathin MnGa films with different thickness measured by polar magneto-optical Kerr effect.



Fig.2 The cross-sectional HAADF-STEM image of the CoGa/MnGa/MgO layers. Right cartoon is the schematic for the corresponding to the atomic structures.